

industrial

GOODRAM SSD M.2 2280 E13T 3D TLC DATASHEET

Version: 1.0 Date: August 2020

Wilk Elektronik S.A. Mikołowska 42 43-173 Łaziska Górne, Poland Tel.: +48 32 736 90 00, Fax.: +48 32 736 90 01 E-mail: sales@goodram.com



industrial

All rights are strictly reserved. Any portion of this paper shall not be reproduced, copied or translated to any other forms without permission from Wilk Elektronik S.A.

This document is subject to change without any notice.

Please contact your Wilk Elektronik S.A. sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Wilk Elektronik S.A. assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.



industrial

REVISION HISTORY

VERSION	CHANGES	DATE
1.0	Initial release	09.07.2020
1.1	Toshiba / Kioxia amendment	18.08.2020



industrial

TABLE OF CONTENTS

PRODUCT OVERVIEW	4
PRODUCT DETAILS	5
GENERAL DESCRIPTION	5
CONTROLLER BLOCK DIAGRAM	5
FLASH MANAGEMENT	5
ADDITIONAL FEATURES	7
PERFORMANCE AND POWER CONSUMPTION	8
SUPPLY VOLTAGE	8
PRODUCT ORDERING INFORMATION	8
PHYSICAL DIMENSION	9
PIN ASSIGNMENT AND DESCRIPTIONS	. 10
STANDARDS & REFERENCES	. 12
SAFETY PRECAUTIONS	. 13
NOTES ON USAGE	. 14



industrial

PRODUCT OVERVIEW

- Capacity
- 128GB 2048GB
- Form Factor
- M.2 2280-S2-M
- Interface
- PCIe Gen3 x4

Complience

- NVMe 1.3
- PCI Express Base 3.1

• Flash Interface

- Flash type: Kioxia 3D TLC
- \circ Up to 4pcs of BGA 132 flash

• Performance Note1

- Read: up to 2500 MB/s
- Write: up to 2100 MB/s

• Power Consumption^{Note2}

- Idle < 70 mW
- L1.2 < 2 mW

- Controller
- Phison PS5013-E13T
- MTBF
 - More than 1,500,000 hours

• Advanced Flash Management

- Static and Dynamic Wear Leveling
- Bad Block Management
- TRIM
- SMART
- Over-provisioning
- Firmware update

Power Management

- Support APST
- Support ASPM
- Support L1.2

• Temperature Range Note3

- Operational: 0 ~ +70°C
- Storage: -40°C ~ +85°C
- RoHS compliant

Notes:

- 1. Measured by CrystalDiskMark v3.0
- 2. Please see "Power Consumption" for details.
- 3. According to standards IEC-60068-2-1/2/14/38



industrial

PRODUCT DETAILS

GENERAL DESCRIPTION

GOODRAM M.2 2280 E13T delivers all the advantages of flash disc technology with PCIe Gen3 x4 interface and is fully compliant with the standard Next Generation Form Factor (NGFF) called M.2 Card Format. The capacity could provide a wide range up to 2048GB. Meanwhile, the power consumption is much lower than traditional Hard Drives.

CONTROLLER BLOCK DIAGRAM



PS5013-E13T Controller Block Diagram

FLASH MANAGEMENT

GOODRAM M.2 2280 modules utilizes all the state of art technologies to ensure full reliability until the TBW parameter is reached. These technologies include:



industrial

Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data, therefore M.2 2280 applies the LDPC (Low Density Parity Check) of ECC algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media. Product has advanced Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.

Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Early Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". We implement an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

TRIM

TRIM is a feature which helps improve the read/write performance and speed of solid-state drives (SSD). Unlike hard disk drives (HDD), SSDs are not able to overwrite existing data, so the available space gradually becomes smaller with each use. With the TRIM command, the operating system can inform the SSD which blocks of data are no longer in use and can be removed permanently. Thus, the SSD will perform the erase action, which prevents unused data from occupying blocks all the time.

SMART

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is an open standard that allows a hard disk drive to automatically detect its health and report potential failures. When a failure is recorded by SMART, users can choose to replace the drive to prevent unexpected outage or data loss. Moreover, SMART can inform users of impending failures while there is still time to perform proactive actions, such as copy data to another device.



industrial

Over-Provision

Over Provisioning refers to the inclusion of extra NAND capacity in a SSD, which is not visible and cannot be used by users. With Over Provisioning, the performance and IOPS (Input/Output Operations per Second) is improved by providing the controller additional space to manage P/E cycles, which enhances the reliability and endurance as well. Moreover, the write amplification of the SSD becomes lower when the controller writes data to the flash.

Firmware Upgrade

Firmware can be considered as a set of instructions on how the device communicates with the host. Firmware will be upgraded when new features are added, compatibility issues are fixed or read/write performance gets improved.

Thermal Throttling

The purpose of thermal throttling is to prevent any components in a SSD from over-heating during read and write operations. M.2 is designed with an on-die thermal sensor and with its accuracy, firmware can apply different levels of throttling to achieve the purpose of protection efficiently and proactively via SMART reading.

ADDITIONAL FEATURES

Advanced Device Security Features (Secure Erase, Crypto Erase, Physical Presence SID)

Secure Erase is a standard NVMe command and will write all "0x00" to fully wipe all the data on hard drives and SSDs. When this command is issued, the SSD controller will empty its storage blocks and return to its factory default settings. Crypto Erase is a feature that erases all data of an OPAL-activated SSD or a "SED" Security-Enabled Disk) drive by resetting the cryptographic key of the disc. Once the disc is modified, the previously encrypted data will become useless, achieving the purpose of data security. PSID is defined by TCG OPAL as a 32-character string and the purpose is to revert SSD back to its manufacturing setting when the drive is still OPAL-activated. PSID code can be printed on a SSD label when OPAL-activated SSD supports PSID revert feature.



industrial

PERFORMANCE AND POWER CONSUMPTION

		Performance		Power Consumption	
Capacity	Flash Structure	CrystalDiskMark		Road	\M/rito
		Read (MB/s)	Write (MB/s)	(mW)	(mW)
120/128GB	64GBx2	2200	600	3150	1740
240/256GB	128GBx2	2300	1200	3450	2500
480/512GB	128GBx4	2500	2100	3520	3200
960/1024GB	256GBx4	2500	2100	3680	3500
1920/2048GB	512GBx4	2500	2100	3750	3620

NOTES:

1. The performance was measured using CrystalDiskMark host.

2. Samples were built using Kioxia BiCS4 TLC NAND flash.

3. Performance and power consumption may differ according to flash configuration, SDR configuration, and platform.

4. The table above is for reference only. The criteria for MP (mass production) and for accepting goods shall be discussed based on different flash configuration.

SUPPLY VOLTAGE

PARAMETER	RATING
Operating voltage	3.3V +/- 5%

PRODUCT ORDERING INFORMATION

PN	Туре	Capacity	Technology	Temp range	Grade
RUSM8T128P3SB-PE3KIE	M.2	128GB	3D TLC	0~70°C	Silver
RUSM8T256P3SB-PE3KIE	M.2	256GB	3D TLC	0~70°C	Silver
RUSM8T512P3SB-PE3KIE	M.2	512GB	3D TLC	0~70°C	Silver
RUSM8T10TP3SB-PE3KIE	M.2	1024GB	3D TLC	0~70°C	Silver
RUSM8T20TP3SB-PE3KIE	M.2	2048GB	3D TLC	0~70°C	Silver



industrial

PHYSICAL DIMENSION

Dimension: 80mm(L) x 22mm(W) x 3.75mm(H)





industrial

PIN ASSIGNMENT AND DESCRIPTIONS

Pin	PCle Pin	Description	
1	GND	CONFIG_3 = GND	
2	3.3V	3.3V source	
3	GND	Ground	
4	3.3V	3.3V source	
5	PETn3	PCIe TX Differential signal defined by the PCI Express M.2 spec	
6	N/C	No connect	
7	PETp3	PCIe TX Differential signal defined by the PCI Express M.2 spec	
8	N/C	No connect	
9	GND	Ground	
10	LED1#	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.	
11	PERn3	PCIe RX Differential signal defined by the PCI Express M.2 spec	
12	3.3V	3.3V source	
13	PERp3	PCIe RX Differential signal defined by the PCI Express M.2 spec	
14	3.3V	3.3V source	
15	GND	Ground	
16	3.3V	3.3V source	
17	PETn2	PCIe TX Differential signal defined by the PCI Express M.2 spec	
18	3.3V	3.3V source	
19	PETp2	PCIe TX Differential signal defined by the PCI Express M.2 spec	
20	N/C	No connect	
21	GND	Ground	
22	N/C	No connect	
23	PERn2	PCIe RX Differential signal defined by the PCI Express M.2 spec	
24	N/C	No connect	
25	PERp2	PCIe RX Differential signal defined by the PCI Express M.2 spec	
26	N/C	No connect	
27	GND	Ground	
28	N/C	No connect	
29	PETn1	PCIe TX Differential signal defined by the PCI Express M.2 spec	
30	N/C	No connect	
31	PETp1	PCIe TX Differential signal defined by the PCI Express M.2 spec	
32	N/C	No connect	
33	GND	Ground	
34	N/C	No connect	
35	PERn1	PCIe RX Differential signal defined by the PCI Express M.2 spec	
36	N/C	No connect	
37	PERp1	PCIe RX Differential signal defined by the PCI Express M.2 spec	
38	N/C	No connect	
39	GND	Ground	
40	SMB_CLK (I/0)(0/1.8V)	SMBus Clock; Open Drain with pull -up on platform	
41	PETn0	PCIe TX Differential signal defined by the PCI Express M.2 spec	



industrial

42	SMB_DATA	SMBus Data; Open Drain with pull -up on platform.
13	(I/U)(U/ I.8V) PETh0	PCIe TX Differential signal defined by the PCI Express M 2 spec
+3	ιμυ	Alert notification to master: Onen Drain with pull -up on platform: Active
44	ALERT#(0) (0/1.8V)	low.
45	GND	Ground
46	N/C	No connect
47	PERn0	PCIe RX Differential signal defined by the PCI Express M.2 spec
48	N/C	No connect
49	PERp0	PCIe RX Differential signal defined by the PCI Express M.2 spec
50	PERST#(I)(0/3.3V)	PE-Reset is a functional reset to the card as defined by the PCIe Mini CEM
51	GND	Ground
		Clock Request is a reference clock request signal as defined by the PCIe
52	CLKREQ#(I/O)(0/3.3V)	Mini CEM specification; Also used by L1 PM Sub-states.
FO		PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2
53	KEFÜLKN	spec.
54	PEWAKE#(I/O)(0/3.3V)	PCIe PME Wake. Open Drain with pull up on platform; Active Low.
55	REECI Kn	PCIe Reference Clock signals (100 MHz) defined by the PCI Express M.2
00	ητι στνή	spec.
56	Reserved for	Manufacturing Data line. Used for SSD manufacturing only. Not used in
- 50	MFG DATA	normal operation. Pins should be left N/C in platform Socket.
57	GND	Ground
58	Reserved for MFG	Manufacturing Clock line. Used for SSD manufacturing only. Not used in
	CLOCK	normal operation. Pins should be left N/C in platform Socket.
59	Module Key M	
60	Module Key M	
61	Module Key M	
62	Module Kev M	
63		Module Kev
	Module Key M	Module Key
64	Module Key M Module Key M	Module Key
64 65	Module Key M Module Key M Module Key M	Module Key
64 65 66	Module Key M Module Key M Module Key M Module Key M	Module Key
64 65 66 67	Module Key M Module Key M Module Key M Module Key M N/C	Module Key No connect
64 65 66 67 68	Module Key M Module Key M Module Key M Module Key M N/C SUSCLK(32KHz)	No connect 32.768 kHz clock supply input that is provided by the platform chipset to
64 65 66 67 68	Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V)	No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module.
64 65 66 67 68 69	Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC	Module Key No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect
64 65 66 67 68 69 70	Module Key M Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC 3.3V	No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect 3.3V source
64 65 66 67 68 69 70 71	Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC 3.3V GND	Module Key No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect 3.3V source Ground
64 65 66 67 68 69 70 71 72	Module Key M Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC 3.3V GND 3.3V	Module Key No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect 3.3V source Ground 3.3V source
64 65 66 67 68 69 70 71 72 73	Module Key M Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC 3.3V GND 3.3V GND	No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect 3.3V source Ground 3.3V source Oround
64 65 66 67 68 69 70 71 72 73 74	Module Key M Module Key M Module Key M Module Key M N/C SUSCLK(32KHz) (I)(0/3.3V) NC 3.3V GND 3.3V GND 3.3V GND	Module Key No connect 32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. CONFIG_1 = No connect 3.3V source Ground 3.3V source Ground 3.3V source



industrial

NVMe Command List

Opcode	Command Description	Opcode	Command Description
00h	Delete I/O Submission Queue	0Ah	Get Features
01h	Create I/O Submission Queue	0Ch	Asynchronous Event Request
02h	Get Log Page	0Dh	Namespace Management
04h	Delete I/O Completion Queue	10h	Firmware Active
05h	Create I/O Completion Queue	11h	Firmware Image Download
06h	Identify	14h	Device Self-test
08h	Abort	15h	Namespace Attachment
09h	Set Features	18h	Keep Alive

STANDARDS & REFERENCES

The following table is to list out the standards that have been adopted for designing the product.

STANDARD USED	ACRONYM/SOURCE	
RoHS	Restriction of Hazardous Substances Directive; please contact us for further information.	
M.2	http://www.pcisig.com	
PCI Express Base 3.0	https://www.pcisig.com/specifications/pciexpress/base3/	
NVM Express Specification Rev.1.3	http://www.nvmexpress.org/	
Solid-State Drive Requirements and Endurance Test Method (JESD219A)	http://www.jedec.org/standards- documents/docs/jesd219a	
CE	Consumer electronics certification; please contact us for further information.	



industrial

SAFETY PRECAUTIONS

Do not bend, crush, drop, or place heavy objects on top of the Product. Do not use tweezers, pliers or similar items that could damage the Product. Take particular care when inserting or removing the Product. Stop using the Product when the Product does not work properly. Failure to follow these instructions could result in fire, damage to the Product and/or other property, and/or personal injury including burns and electric shock.

Keep out of reach of small children. Accidental swallowing may cause suffocation or injury. Contact a doctor immediately if you suspect a child has swallowed the Product.

Do not directly touch the interface pins, put them in contact with metal, strike them with hard objects or cause them to short. Do not expose to static electricity.

Do not disassemble or modify the Product. This may cause electric shock, damage to the Product or fire.



industrial

NOTES ON USAGE

The Product contains nonvolatile semiconductor memory. Do not use the Product in accordance with a method of usage other than that written in the manual. This may cause the destruction or loss of data.

To protect against accidental data loss, you should back up your data frequently on more than one type of storage media. Wilk Elektronik S.A. assumes no liability for destruction or loss of data recorded on the Card for any reason.

When used over a long period of time or repeatedly, the reading, writing and deleting capabilities of the Product will eventually fail, and the performance speed of the Product may decrease below the original speed specific to the Product's applicable class.

If the Product is to be transferred or destroyed, note that the data it contained may still be recoverable unless it is permanently deleted by third-party deletion software or similar means beforehand.

Product is intended for use in general electronics applications and selected industrial applications and any other specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems where failure may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment or equipment used to control combustions or explosions. Do not use Product for Unintended Use unless specifically permitted in this document.

No parts of this document may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, mechanical, electric, photocopying, recording or otherwise, without permission of Wilk Elektronik S.A.

Wilk Elektronik S.A does not make any warranty, express or implied, with respect to this document, including as to licensing, Non-infringement, merchantability or fitness for a particular purpose.